Regviz

NXP Semiconductors /MIMXRT1011 /CCM /CCSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CCSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1011/CCM/CCSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PLL3_SW_CLK_SEL_0)PLL3_SW_CLK_SEL

PLL3_SW_CLK_SEL=PLL3_SW_CLK_SEL_0

Description

CCM Clock Switcher Register

Fields

PLL3_SW_CLK_SEL

Selects source to generate pll3_sw_clk. This bit should only be used for testing purposes.

0 (PLL3_SW_CLK_SEL_0): pll3_main_clk

1 (PLL3_SW_CLK_SEL_1): pll3 bypass clock

Links

()

Register License

Copyright 2016-2019 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data